Bond Wire Lift-off Sensor Circuit for Power Devices Integrated in Gate Driver IC

Yaogan Liang, Hiroki Yano, Haoxi Zhou, Katsuhiro Hata, and Makoto Takamiya The University of Tokyo, Tokyo, Japan

*Abstract***-- To achieve low-cost detection of bond wire liftoff for power devices without sensor circuits made of discrete components on PCB, the world's first fully integrated bond wire lift-off sensor (BWLS) compatible with existing gate driver IC is proposed. When several bond wires in the emitter of an IGBT lift off, the increased parasitic inductance leads to a higher induced voltage, which raises the transient-state turn-on gate-to-emitter voltage (***V***GE). The proposed BWLS detects bond wire lift-off by tracking and holding the variating transient-state turn-on** *V***GE. The BWLS is designed to automatically find the optimal capturing timing because** the maximum sensitivity is achieved if the V_{GE} is held when **collector current varies the most. For function verification, a gate driver IC with integrated BWLS is fabricated with 180 nm BCD process. Double pulse test results at 20 A and 80 A show that the proposed circuit successfully detects the reduction in the number of bond wires from the initial value of six to one in an IGBT module and achieves an average sensitivity of 54 mV per wire.**

*Index Terms***-- Bond wire, lift-off detection, gate-emitter voltage, track-and-hold.**

I. INTRODUCTION

In power devices, die-to-die and die-to-pin connections are built using bond wires. Therefore, the bond wire liftoff detection for power devices is an important technology to realize reliable power electronic systems [1-15]. The target of this work is to develop a bond wire lift-off sensor (BWLS) that (1) can be fully integrated into a gate driver IC without external components for low cost and low area consumption, and (2) does not require the power device to be under special voltage or current conditions for bond wire lift-off sensing. Table I shows a summary of previous works. Methods for detecting bond wire lift-off from onstate voltage drop [11], bond wire parasitic inductance

TABLE I. COMPARISON TABLE OF BOND WIRE LIFT-OFF DETECTION METHODS

Reference	[11]	$[12]$	[13]	[14]	[15]	This work
Target power device	IGBT	IGBT	IGBT	IGBT	SIC MOSFET	IGBT
Physical quantity that changes	R_{WIRE}	L_{WIRE}	R_{WIRE}	R_{WIRE}	$R_{\rm WIRE}$	L_{WIRE}
Measured value	$V_{CE(ON)}$, V_F	V_{GF}	$V_{CE(ON)}, I_C, V_{TH}$	$I_{\rm sc}$	V_{SD}	V_{GE} , V_{AE}
Special voltage or current conditions	YES	NO	NO	YES	YES	NO
Implementation	Discrete	Discrete	Discrete	Discrete	Discrete	Fully integrated
Sensitivity			l53 mV/wirel2.8 mV/wirel0.32 mΩ/wirel0.38 A/wirel 3.5 mV/wire I			54 mV/wire

[12], collector-emitter resistance [13], short circuit current [14], and reverse body diode voltage drop [15] have been proposed. However, collector current (*I*_C) measurement requires a current sensor, and collector-emitter voltage (V_{CE}) measurement requires a high-voltage diode, which are not suitable for integration into ICs. In addition, [11, 14, 15] require special voltage or current conditions, such as auxiliary power supplies, for bond wire lift-off sensing, which is a problem because it can interfere with the original operation of the power converters. Since there is no existing study that has achieved the above targets, the BWLS that fulfills both targets is proposed in this paper.

II. PROPOSED FULLY INTEGRATED BOND WIRE LIFT-OFF **SENSOR**

In this paper, the lift-off of bond wires from the IGBT's emitter is discussed. Fig. 1 shows a simplified schematic illustration of the bond wire lift-off detection. When bond wire lifts off from metal pad, the gate-to-emitter voltage (V_{GE}) waveform varies accordingly due to the parasitic signal path between gate and emitter. Therefore, it is possible to design a circuit that senses the V_{GE} variation and then detects bond wire lift-off. Fig. 2 shows the overall schematic of the proposed IC with integrated BWLS. A gate driver (GD) is included for driving the IGBT module and the BWLS senses the voltage difference (V_{GSS}) between gate terminal of IGBT and IC ground, which is 15 V higher than V_{GE} , and outputs a voltage signal (Sensor out) that is related to the number of lifted off bond wire. Since V_{GSS} rises rapidly during turn-on, a circuit that tracks and holds V _{GSS} is needed. The track-and-hold circuit should track V_{GSS} when a turn-on signal arrives and hold the sensor output at the moment that V_{GSS} varies the most due to bond wire lift-off.

Fig. 1. Schematic illustration of bond wire lift-off.

Fig. 2. Overall schematic of gate driver IC with integrated BWLS.

Fig. 3. Circuit schematic of proposed BWLS.

Fig. 4. Timing chart of proposed BWLS.

Figs. 3 and 4 show the detailed circuit schematic and timing chart of the proposed BWLS, respectively. The principle of operation of BWLS is explained below.

Eq. (1) describes the relationship between the V_{GSS} and the number of remaining bond wires (*n*).

$$
V_{\rm GSS} = V_{\rm GE_NT} + L_{\rm E}(n)\frac{dI_{\rm C}}{dt} + 15\,,\tag{1}
$$

Fig. 5. Gate driver IC with integrated BWLS.

Fig. 6. Circuit schematic of double pulse test.

where $V_{GE\;NT}$ is the internal gate-emitter voltage, which is not measurable, $L_E(n)$ is the parasitic inductance of bond wires, which is a function of the remaining bond wires' number *n,* and *t* is the time variable. A 15 V is added because BWLS senses voltage between IGBT's gate terminal and IC ground.

Fig. 7. Measurement setup.

Fig. 8. Measured turn-on waveforms of BWLS with varied *n* from 6 to 1.

BWLS holds the transient-state turn-on V_{GSS} that varies with the change of $L_{E}(n)$, then *n* can be estimated from the variation of the steady-state track-and-hold output named Sensor out. According to Eq. (1), the BWLS is designed to hold V_{GSS} when dI_{C}/dt is maximum for the theoretically best sensitivity.

*V*eE is the voltage difference between Power emitter and Kelvin emitter and V_{eSS} is that between Power emitter and IC ground. Instead of V_{eE} , the proposed circuit takes V_{eSS} as a trigger for holding output, as shown in Figs. 3 and 4. According to the equations in Fig. 4, the moment when dI_C/dt achieves maximum is the same as that when dV_{eSS}/dt $= 0$, which is detected by a comparator. Then the falling edge of T/H_control signal is triggered, and the attenuated *V*GSS is held. The proposed circuit is compatible with most of the gate driver IC. In this work, the proposed circuit is combined with our previous work [16]. For function verification, a gate driver IC integrated BWLS is fabricated with 180-nm BCD process, and the die photo is shown in Fig. 5. The die size is 2.0 mm by 2.5 mm.

III. MEASURED RESULTS

Fig.6 shows the circuit schematic of the double pulse test measurement setup. The voltage supply of the power loop is 100 V. Fig. 7 shows the photo of the measurement setup. An IGBT module (FS100R12N2T4P, 1200 V, 100 A) is selected as the test object and is mounted on a specially designed PCB. The internal structure of the IGBT is exposed for easier handling. The load current (I_L) is measured by the Rogowski coil.

To demonstrate the functionality, BWLS is measured in double pulse test with the *I*L of 20 A and 80 A. The initial value of *n* is 6, and *n* is changed by manually cutting off the bond wires one by one to emulate the gradual bond wire lift-off failure.

Fig. 8 (a) and (b) shows the measured turn-on waveforms of BWLS with varied *n* from 6 to 1 at $I_L = 20$ A and 80 A, respectively. The gate driver uses 15 V for turning on and -15 V for turning off the IGBT module and the proposed circuit senses the V_{GSS} between gate of IGBT and IC ground, which is 15 V higher than V_{GE} . The V_{GSS} waveforms almost overlap together except for the $I_{\rm C}$ rising phase, which verifies that the induced voltage across the parasitic inductance $L_{E}(n)$ appears on the V_{GSS} . When zooming in the time scale and vertical scale of V_{GSS} , the *n* dependence of V_{GSS} is clearly observed in the area named high sensitivity zone, where I_C is rising. The blue V_{GSS} curve, for example, shows the V_{GSS} waveform when there is only one bond wire left $(n = 1)$.

Although BWLS output varies during turn-on phase because of the transient noise and interference, the steady state Sensor out clearly shows the waveform dependency on *n*, which tells that the BWLS achieves the goal of bond wire detection in a single IC. Comparing the measured V_{GSS} waveforms at $I_L = 20$ A and 80 A, it can be seen that *I*L takes more time to climb to 80 A. Except for the extension of high sensitivity zone, the circuit's operation is the same for both $I_L = 20$ A and 80 A.

Obviously, as predicted by Eq. (1), the high sensitivity zone is observed where dI_C/dt is approaching maximum value and V_{eSS} is close to the minimum value at $I_L = 20$ A and $I_L = 80$ A. The BWLS is designed to achieve high sensitivity by detecting the maximum dI_C/dt , which is theoretically the optimal timing for holding V_{GSS} . As shown in Figs. 3 and 4, the BWLS takes $V_{\rm eSS}$ as input, and then obtains dV_{eE}/dt (equal to dV_{eSS}/dt), which corresponds to $I_{\rm C}$'s second derivative with respect to time, from the attenuated V_{eSS} . Then the maximum dI_C/dt is detected according to the zero-crossing point of dV_{eE}/dt . The falling edge of T/H_control is triggered and indicates the hold timing, which is depicted as a blue dashed line in Fig. 8 (a) and (b) .

Although the noisy transient-state Sensor_out occurs

immediately after the output holding, *n* can be estimated from the steady-state Sensor_out. Fig. 9 shows the measured *n* dependence of steady-state Sensor out at I_L = 20 A and 80 A. Sensor_out increases when *n* decreases, and the voltage swing of Sensor_out for both *I*L conditions is almost the same. With larger *I*L, Sensor_out tends to be higher. Therefore, *n* can be estimated more efficiently from Sensor_out by recording the initial value with *n* of six and comparing the measured Sensor out with the initial record.

Because of the parallel nature of inductors, the total inductance does not change much when the first few bonding wires are cut off. Therefore, the Sensor_out changes slightly, even the measurement error and noise could be larger than the voltage difference of Sensor_out. In this paper, the ratio between the swing of Sensor out (270 mV) and the number of cut-off bond wires ($n = 5$) is defined as the average sensitivity (54 mV/wire) of the bond wire lift-off detection method. Table I shows the comparison of existing bond wire lift-off detection methods. This work is the first one that achieves the fully integrated bond wire lift-off detection in a single IC that does not require discrete components and special voltage or current conditions for bond wire lift-off sensing.

IV. CONCLUSIONS

The fully integrated BWLS, which can detect bond wire lift-off from the V_{GSS} waveform and does not require special voltage or current conditions, is proposed. The functionality of BWLS is shown by the double pulse test with the voltage of 100 V and the current of $I_L = 20$ A and 80 A. To increase the sensitivity of BWLS, the turn-on V _{GSS} waveform is tracked and automatically captured when V_{eSS} is minimum, concurrently with dI_C/dt reaching its maximum value. The captured V_{GSS} is a DC signal, which is convenient for read-out.

ACKNOWLEDGMENT

This work was partly supported by NEDO (JPNP21009).

REFERENCES

- [1] M. Du, J. Xin, H. Wang, and Z. Ouyang, "Aging diagnosis of bond wire using on-state drain-source voltage separation for SiC MOSFET," *IEEE Trans. Device Mater. Relib.*, vol. 21, no. 1, pp. 41–47, Mar. 2021.
- [2] F. Gonzalez-Hernando, J. San-Sebastian, A. Garcia-Bediaga, M. Arias, F. Iannuzzo, and F. Blaabjerg, "Wearout condition monitoring of IGBT and MOSFET power modules in inverter operation," *IEEE Trans. on Ind. Applicat.*, vol. 55, no. 6, pp. 6184–6192, Nov. 2019.
- [3] M. Xie, P. Sun, W. Ouyang, Q. Luo, and X. Du, "Online monitoring bond wires fault of SiC MOSFETs with kelvin package based on turn-on source voltage ringing," *IEEE Trans. Ind. Electron.*, pp. 1–10, 2023.
- [4] A. Hanif, D. DeVoto, and F. Khan, "Bond wire damage detection and SOH estimation of a dual-pack IGBT power module using active power cycling and reflectometry," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 6761–6772, Jul. 2020.
- [5] T. Haque, A. Hanif, and F. Khan, "Optimizing sensor count and placement to detect bond wire lift-offs and surface defects in high-power IGBT modules using low-cost piezoelectric resonators," *in Proc. IEEE Energy Conversion Congress & Exposition*, Oct. 2022, pp. 1–7.
- [6] M. Sheng, M. H. Alvi, and R. D. Lorenz, "Real-time bond wire lift-off monitoring via module integrated current sensors," *in Proc. IEEE Energy Conversion Congress & Exposition*, Sep. 2019, pp. 3163–3169.
- [7] A. Hanif, A. N. M. Wasekul Azad, and F. Khan, "Detection of bond wire lift off in IGBT power modules using ultrasound resonators," in *Proc. IEEE Applied Power Electronics Conf. and Expo*., Mar. 2020, pp. 345–350.
- [8] Y. Yang and P. Zhang, "In situ junction temperature monitoring and bond wire detecting method based on IGBT and FWD on-state voltage drops," *IEEE Trans. Ind. Appl.*, vol. 58, no. 1, pp. 576–587, Jan. 2022.
- [9] J. Zhang and G. Tan, "An in-situ on-board offline diagnostic method of IGBT modules for bond wire degradation within high-power 3L-NPC converters," *IEEE Access*, vol. 11, pp. 132424–132434, 2023.
- [10] J. Liu, G. Zhang, Q. Chen, L. Qi, Y. Geng, and J. Wang, "In situ condition monitoring of IGBTs based on the miller plateau duration," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 769–782, Jan. 2019.
- [11] B. Ji, V. Pickert, W. Cao, and B. Zahawi, "In situ diagnostics and prognostics of wire bonding faults in IGBT modules for electric vehicle drives," *IEEE Trans. Power Electron*., vol. 28, no. 12, pp. 5568–5577, Dec. 2013.
- [12] W. J. Zhang, J. Yu, Y. Leng, W. T. Cui, G. Q. Deng, and W. Y. Yang and P. Zhang, "A novel bond wire fault detection method for IGBT modules based on turn-on gate voltage overshoot," *IEEE Trans. Power Electron*., vol. 36, no. 7, pp. 7501–7512, Jul. 2021.
- [13] Mohd. A. Eleffendi and C. M. Johnson, "In-service diagnostics for wire-bond lift-off and solder fatigue of power semiconductor packages," *IEEE Trans. Power Electron*., vol. 32, no. 9, pp. 7187–7198, Sep. 2017.
- [14] P. Sun, C. Gong, X. Du, Y. Peng, B. Wang, and L. Zhou, "Condition monitoring IGBT module bond wires fatigue using short-circuit current identification," *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3777–3786, May 2017.
- [15] E. Ugur, C. Xu, F. Yang, S. Pu, and B. Akin, "A new complete condition monitoring method for SiC power MOSFETs," *IEEE Trans. Ind. Electron*., vol. 68, no. 2, pp. 1654–1664, Feb. 2021.
- [16] H. Zhou, T. Inuma, D. Zhang, K. Hata, and M. Takamiya, "Variable gate current range digital gate driver IC always providing 6-bit controllability in various IGBTs," *in Proc. IEEE Applied Power Electronics Conf. and Expo.*, Feb. 2024, pp. 1125-1129.